Rtl Modeling with Systemverilog for Simulation and Synthesis: Using Systemverilog for ASIC and FPGA Design, Paperback - Stuart Sutherland
746,99 RON 799,99 RON
Reducere. Contributor(s): Author: Stuart SutherlandThis book is both a tutorial and a reference for engineers who use the SystemVerilog Hardware Description ...
elefant.ro